An experimental Investigation of Single and Multiple Issue ILP speedup for stack-based code

نویسندگان

  • Chris Bailey
  • Mike Weeks
چکیده

Stack-processors, which abandon register files and instead work directly on stack-resident operands, have recently enjoyed a resurgence of interest in conjunction with developments such as Java, and have always retained an interest for FORTH users, especially in realtime systems arenas. However, the opportunity to enhance throughput of stack-based architectures has received insignificant attention in recent years. Java, and the recent interest in low power architectures has something to owe to this.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

An Experimental and Theoretical Investigation of Corrosion Mechanism in a Metallic Stack

This paper presents an experimental and theoretical investigation of the causes of corrosion of stack in a cement plant. In this paper, information related to metallic stack failures are given in the form of a case study in Neka Cement Plant, Mazandaran, Iran. Heavy corrosion attacks were observed on the samples of stack. The failure can be caused by one or more modes such as overheating, stres...

متن کامل

Instruction Level Parallelism through Microthreading - A Scalable Approach to Chip Multiprocessors

Most microprocessor chips today use an out-of-order instruction execution mechanism. This mechanism allows superscalar processors to extract reasonably high levels of instruction level parallelism (ILP). The most significant problem with this approach is a large instruction window and the logic to support instruction issue from it. This includes generating wake-up signals to waiting instruction...

متن کامل

Software Thread Integration for Converting Tlp to Ilp on Vliw/epic Architectures

SO, WON. Software Thread Integration for Converting TLP to ILP on VLIW/EPIC Architectures. (Under the direction of Alexander G. Dean.) Multimedia applications are pervasive in modern systems. They generally require a significantly higher level of performance than previous workloads of embedded systems. They have driven digital signal processor makers to adopt high-performance architectures like...

متن کامل

Investigating opportunities for instruction-level parallelism for stack machine code

Today, many general-purpose register-file (GPRF) architectures implement instructionlevel-parallelism (ILP) techniques to improve performance. Less has been done in this area for the so-called ‘stack architecture’. Nonetheless, stack architectures have many advantages over GPRF architectures. Applying ILP techniques in the stack processor domain might ultimately achieve similar, or better, perf...

متن کامل

The Performance Impact of Exploiting Branch ILP with Tree Representation of ILP Code

Modern single-CPU microprocessors exploit instruction-level parallelism (ILP) by deriving their performance advantage mainly from parallel execution of ALU and memory instructions within a single clock cycle. This performance advantage obtained by exploiting data ILP is severely offset by sequential execution of conditional branches, especially in branch-intensive non-numerical code. Consequent...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2000